Thread: Input stage for VHF frequency counter in an FPGA?
View Single Post
  #17   Report Post  
Old February 25th 06, 07:05 PM posted to sci.electronics.design,comp.arch.fpga,rec.radio.amateur.homebrew
Hal Murray
 
Posts: n/a
Default Input stage for VHF frequency counter in an FPGA?

http://www.onsemi.com/PowerSolutions...=MC100EPT21DR2

Be sure to check the output with a scope.

Years ago, I used a PECL=TTL part. That was real/old, 5V TTL.
The problem was that I really wanted a CMOS output and what I
got was a TTL signal that only went up to 4V or so. We had to
run it through an AC dead-bug to get what we wanted.

--
The suespammers.org mail server is located in California. So are all my
other mailboxes. Please do not send unsolicited bulk e-mail or unsolicited
commercial e-mail to my suespammers.org address or any of my other addresses.
These are my opinions, not necessarily my employer's. I hate spam.

Reply With QuoteReply With Quote