Home |
Search |
Today's Posts |
#10
![]() |
|||
|
|||
![]()
If anyone else has got the answer, come on, post !
Yes, that also sounds for me the best thing to do (improving buffer between VCO and PLL). Well, I'm not experienced with such circuits, so could you just explain how to bias the FET. VCO o-||-- S-D --||--o OUT TO PLL ^ FET=MPF102 or stg like that G | o----------------o GND And one last thing, could you re-explain how you advise to shield the FET ? I don't see what you mean :-( Thanks for your answer ;-) |
Thread Tools | Search this Thread |
Display Modes | |
|
|
![]() |
||||
Thread | Forum | |||
FS: Heath DX-60 Transmitter: GR-78 Receiver | Boatanchors | |||
Review: Ramsey HFRC-1 WWV receiver kit | Equipment | |||
Review: Ramsey HFRC-1 WWV receiver kit | Homebrew | |||
Review: Ramsey HFRC-1 WWV receiver kit | Equipment | |||
Review: Ramsey HFRC-1 WWV receiver kit | Homebrew |