| Home |
| Search |
| Today's Posts |
|
#1
|
|||
|
|||
|
Hi!
I need help understanding a conventional phase/frequency detector.I consists of 6 two input NAND gates and 3 three input NAND gates.It compares the phase and generates UP and DOWN signals.I was wondering why the dead zone is high specially when there is a large reset delay path. Deepthi |
| Thread Tools | Search this Thread |
| Display Modes | |
|
|
Similar Threads
|
||||
| Thread | Forum | |||
| Phase differences in direct conversion receivers | Homebrew | |||
| V and I not in phase at resonance Frequency in RLC network? | Homebrew | |||